

CONTROL CIRCUIT FOR DC/DC CONVERTER

CROSS-REFERENCE TO RELATED APPLICATIONS

This application is based upon and claims the benefit of priority from prior Japanese Patent Application 5 No. 2002-242422, filed on August 22, 2002, the entire contents of which are incorporated herein by reference.

BACKGROUND OF THE INVENTION

The present invention relates to a DC/DC converter, 10 and, more particularly, to a synchronous rectification-type DC/DC converter used as a power supply for a variety of electronic devices and a control circuit for the converter.

As shown in Fig. 1, a conventional synchronous rectification-type DC/DC converter 1 comprises a control 15 circuit 2 formed on a single semiconductor integrated circuit substrate and seven elements 3 to 9 mounted externally.

A first drive signal SG1 of the control circuit 2 is supplied to the gate of the main switching element 3, which 20 is an enhancement-type N-channel MOS transistor. The switching element 3 operates as a main switch for driving a load. The drain of the switching element 3 is supplied with a supply voltage Ve from a battery, while the source of the switching element 3 is connected to the drain of the 25 synchronous switching element 4, which is an enhancement-type N-channel MOS transistor. The gate of the synchronous switching element 4 is supplied with a second drive signal SG2 of the control circuit 2, while the source thereof is connected to the ground GND.

30 A node between the main switching element 3 and the synchronous switching element 4 is connected via a choke coil 5 to an output terminal To of the DC/DC converter 1

and also through the fly-back diode 6 to the ground GND. The synchronous switching element 4 operates when the DC/DC converter 1 is flying back, thus reducing loss at the fly-back diode 6.

5       The output terminal To is connected via the smoothing capacitor 7 to the ground GND. The output terminal To, which outputs voltage Vo of the DC/DC converter 1, is connected to the load of a control unit such as a CPU (not shown). The choke coil 5 and the smoothing capacitor 7  
10      constitute a smoothing circuit. The output voltage Vo is divided by the resistors 8 and 9, and a divided voltage V2 is fed back to the control circuit 2.

15      The control circuit 2 includes an error amplification circuit 11, a PWM comparison circuit 12, a triangular wave oscillation circuit 13, an idle period setting circuit 14, and first and second output circuits 15 and 16.

20      The error amplification circuit 11 compares the divided voltage V2 supplied to an inverting input terminal and a reference voltage Vr (set voltage) supplied to a non-inverting input terminal from a reference power supply E1 and amplifies a differential voltage between the two, thus generating an error signal S1.

25      The PWM comparison circuit 12 compares the error signal S1 supplied to the non-inverting input terminal from the error amplification circuit 11 and a triangular wave signal S2 supplied to the inverting input terminal from the triangular wave oscillation circuit 13, to generate a pulse signal S3 having a low (L) level in a period for which the triangular wave signal S2 is higher in level than the error signal S1 and the pulse signal S3 having a high (H) level in a period opposite to it.

30      Based on the pulse signal S3 supplied from the PWM comparison circuit 12, the idle period setting circuit 14

generates first and second control signals S4 and S5 such that the main switching element 3 and the synchronous switching element 4 are turned ON and OFF substantially complementarily and also such that they are not turned ON 5 simultaneously (that is, the switching elements 3 and 4 are turned ON and OFF alternately at different timings). A period in which the switching elements 3 and 4 are turned OFF simultaneously is referred to as a synchronous rectification idle period (hereinafter called idle period).  
10 The idle period is set to prevent the system from being destroyed by an excessive current which would flow through the switching elements 3 and 4 if the main switching elements 3 and 4 were turned ON simultaneously.

The first output circuit 15 amplifies the first 15 control signal S4 supplied from the idle period setting circuit 14, to generate a first drive signal SG1 supplied to the main switching element 3. The second output circuit 16 amplifies the second control signal S5 supplied from the idle period setting circuit 14, to generate a second drive 20 signal SG2 supplied to the synchronous switching element 4.

As shown in Fig. 2, the idle period setting circuit 14 includes five inverter circuits 21 to 25, two transistors T1 and T2, two power supplies 26 and 27, and two capacitors C1 and C2.

25 The pulse signal S3 is supplied to the inverter circuit 21, which in turn supplies an inverted signal of the pulse signal S3 to the gate of the N-channel MOS transistor T1. The source of the transistor T1 is connected to the ground GND and the drain thereof is connected to the current source 26. A node between the transistor T1 and the current source 26 is connected via the inverter circuit 22 to the inverter circuit 23, which outputs the first control signal S4, and also to the ground  
30

GND via the capacitor C1.

As shown in Fig. 3, when the pulse signal S3 rises, an input signal S6 of the inverter circuit 22 also rises in accordance with a current I1 from the current source 26 and a capacitance of the capacitor C1. Subsequently, when the pulse signal S3 falls, the transistor T1 is turned ON, thus causing the input signal S6 to fall rapidly. When the voltage of the input signal S6 exceeds a threshold voltage Vth of the inverter circuit 22, the inverter circuit 22 inverts the input signal S6. Therefore, the first control signal S4 rises as delayed with respect to the rising timing of the pulse signal S3 by time tdl which corresponds to charging time of the capacitor C1 and falls substantially at the same time as the pulse signal S3 falls.

The delay time tdl is obtained by:

$$tdl = Vth \cdot C1 / I1$$

The pulse signal S3 is supplied to the gate of the N-channel MOS transistor T2. The source of the transistor T1 is connected to the ground GND and the drain thereof is connected to the current source 27. A node between the transistor T2 and the current source 27 is connected via the inverter circuit 24 to the inverter circuit 25, which outputs the second control signal S5, and also to the ground GND via the capacitor C2.

As shown in Fig. 3, when the pulse signal S3 rises, the transistor T2 is turned ON, thus causing an input signal S7 of the inverter circuit 24 to fall rapidly. Subsequently, when the pulse signal S3 rises, the input signal S7 rises in accordance with a current I2 from the current source 27 and a capacitance of the capacitor C2. When the voltage of the input signal S7 exceeds a threshold voltage Vth of the inverter circuit 24, the inverter circuit 24 inverts the input signal S7. Therefore, the

second control signal S5 falls substantially at the same time as the pulse signal S3 rises and rises as delayed with respect to the rising timing of the pulse signal S3 by delay time  $td_2$  which corresponds to charging time of the 5 capacitor C2. The delay time  $td_2$  is obtained by:

$$td_2 = V_{th} \cdot C_2 / I_2$$

Preferably the DC/DC converter 1 operates on a low supply voltage in order to reduce power consumption. The idle period setting circuit 14, however, generates the 10 first control signal S4 which has a pulse width smaller than that of the pulse signal S3 by the delay time  $td_1$ . Accordingly, as shown in Fig. 4, an ON-duty ratio of the first control signal S4 with respect to the voltage of the error signal S1 becomes smaller than that of ideal 15 characteristics. Therefore, it is impossible to set the duty ratio of the first control signal S4 (i.e., the first drive signal SG1) to a high value (for example, a value in the vicinity of 100%). For this reason, in the conventional DC/DC converter 1, it is difficult to lower 20 the supply voltage to reduce the power consumption.

#### SUMMARY OF THE INVENTION

In a first aspect of the present invention, a control circuit for controlling an output voltage of a DC/DC 25 converter is provided. The DC/DC converter includes a main switching element and a synchronous switching element. The control circuit includes a pulse signal generation circuit which generates a pulse signal for controlling the output voltage of the DC/DC converter based on the output voltage. A drive signal generation circuit is connected to the pulse signal generation circuit. The drive signal generation 30 circuit generates first and second drive signals using the pulse signal for respective supply to the main switching

element and the synchronous switching element such that the main switching element and the synchronous switching element are turned ON and OFF alternately at different timings due to receiving the first and second drive signals.

- 5 The drive signal generation circuit generates the first drive signal such that the first drive signal has substantially the same pulse width as that of the pulse signal.

In a second aspect of the present invention, a control circuit for controlling an output voltage of a DC/DC converter is provided. The DC/DC converter includes a main switching element and a synchronous switching element. The control circuit includes an error amplification circuit which compares the output voltage of the DC/DC converter and a reference voltage to generate an error signal. A comparison circuit is connected to the error amplification circuit. The comparison circuit compares the error signal and a triangular wave signal to generate a pulse signal having a pulse width proportional to the voltage of the error signal. A drive signal generation circuit is connected to the comparison circuit. The drive signal generation circuit generates first and second drive signals using the pulse signal for respective supply to the main switching element and the synchronous switching element such that the main switching element and the synchronous switching element are turned ON and OFF alternately at different timings due to receiving the first and second drive signals. The drive signal generation circuit generates the first drive signal such that the first drive signal has substantially the same pulse width as that of the pulse signal.

In a third aspect of the present invention a DC/DC converter is provided. The DC/DC converter includes a main

switching element and a synchronous switching element connected in series to the main switching element. A smoothing circuit is connected to a node between the main switching element and the synchronous switching element.

5      The smoothing circuit generates an output voltage. A control circuit controls the output voltage by supplying a first drive signal to the main switching element and supplying a second drive signal to the synchronous switching element. The control circuit includes a pulse

10     signal generation circuit which generates a pulse signal for controlling the output voltage based on the output voltage. A drive signal generation circuit is connected to the pulse signal generation circuit. The drive signal generation circuit generates the first and second drive

15     signals by using the pulse signal such that the main switching element and the synchronous switching element are turned ON and OFF alternately at different timings. The drive signal generation circuit generates the first drive signal such that the first drive signal has substantially

20     the same pulse width as that of the pulse signal.

In a fourth aspect of the present invention, a method for controlling an output voltage of a DC/DC converter is provided. The DC/DC converter includes a main switching element and a synchronous switching element. The method

25     includes generating a pulse signal for controlling the output voltage of the DC/DC converter based on the output voltage, generating a first drive signal which has substantially the same pulse width as that of the pulse signal and supplying the first drive signal to the main

30     switching element, and generating a second drive signal using the pulse signal and the first drive signal and supplying the second drive signal to the synchronous switching element such that the main switching element and

the synchronous switching element are turned ON and OFF alternately at different timings.

Other aspects and advantages of the invention will become apparent from the following description, taken in 5 conjunction with the accompanying drawings, illustrating by way of example the principles of the invention.

#### BRIEF DESCRIPTION OF THE DRAWINGS

The invention, together with objects and advantages 10 thereof, may best be understood by reference to the following description of the presently preferred embodiments together with the accompanying drawings in which:

Fig. 1 is a schematic block diagram of a conventional 15 DC/DC converter;

Fig. 2 is a schematic circuit diagram of an idle period setting circuit of the DC/DC converter of Fig. 1;

Fig. 3 is an operating waveform diagram of the idle period setting circuit of Fig. 2;

20 Fig. 4 is a graph for showing a relationship between a voltage of an error signal and an ON-duty ratio in the DC/DC converter of Fig. 1;

Fig. 5 is a schematic block diagram of a DC/DC converter according to one embodiment of the present 25 invention;

Fig. 6 is a schematic block diagram of an idle period setting circuit of the DC/DC converter of Fig. 5;

Fig. 7 is an operating waveform diagram of the idle period setting circuit of Fig. 6;

30 Fig. 8 is a schematic circuit diagram of the idle period setting circuit of Fig. 6;

Fig. 9 is a graph for showing a relationship between a voltage of an error signal and an ON-duty ratio in the

DC/DC converter of Fig. 5;

Fig. 10 is a schematic circuit diagram of an alternative example of an idle period setting circuit;

Fig. 11 is an operating waveform diagram of the idle  
5 period setting circuit of Fig. 10; and

Figs. 12A to 12C are schematic circuit diagrams of inverter circuits used in the idle period setting circuit of Fig. 8 or 10.

10 DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

In the drawings, like numerals are used for like elements throughout.

As shown in Fig. 5, a DC/DC converter 31 according to an embodiment of the present invention includes a control  
15 circuit 32 formed on a single semiconductor integrated circuit substrate and seven elements externally mounted, that is, a main switching element 3, a synchronous switching element 4, a choke coil 5, a fly-back diode 6, a smoothing capacitor 7, and resistors 8 and 9. The choke  
20 coil 5 and the smoothing capacitor 7 constitute a smoothing circuit.

The resistors 8 and 9 divide an output voltage  $V_o$  at an output terminal  $T_o$ , to supply a divided voltage  $V_2$  to the control circuit 32. Based on the divided voltage  $V_2$ ,  
25 the control circuit 32 generates a first drive signal  $SG_{11}$  supplied to the main switching element 3 and a second drive signal  $SG_{12}$  supplied to the synchronous switching element 4.

The control circuit 32 includes an error amplification circuit 11, a PWM comparison circuit 12, a triangular wave oscillation circuit 13, an idle period setting circuit 34,  
30 and the first and second output circuits 15 and 16.

The error amplification circuit 11 compares the divided voltage  $V_2$  supplied to an inverting input terminal

- and a reference voltage  $V_r$  supplied to a non-inverting input terminal from a reference power supply  $E_1$  and input terminal from a reference voltage between the two, thus amplifies a differential voltage between the two, thus generating an error signal  $S_1$ .

5 The PWM comparison circuit 12 compares the error signal  $S_1$  supplied to the non-inverting input terminal from the error amplification circuit 11 and the triangular wave signal  $S_2$  supplied to the inverting input terminal from the triangular wave oscillation circuit 13, to generate a pulse signal  $S_3$  having an L level in a period for which a triangular wave signal  $S_2$  is higher in level than the error signal  $S_1$  and the pulse signal  $S_3$  having an H level in a period opposite to it.

10 The idle period setting circuit 34 receives the pulse signal  $S_3$  from the PWM comparison circuit 12 and generates a first control signal  $S_{14}$  which has substantially the same pulse width as that of the pulse signal  $S_3$ . Furthermore, based on the pulse signal  $S_3$  and the first control signal  $S_{14}$ , the idle period setting circuit 34 generates a second control signal  $S_{15}$  such that the main switching element 3 and the synchronous switching element 4 are turned ON and OFF substantially complementarily and also such that they are not turned ON simultaneously (that is, the switching elements 3 and 4 are turned ON and OFF alternately at different timings). An idle period in which the switching elements 3 and 4 are not turned ON simultaneously is set in order to prevent the system from being destroyed by an excessive current which would flow if the switching elements 3 and 4 were turned ON simultaneously.

15 The first output circuit 15 amplifies the first control signal  $S_{14}$  supplied from the idle period setting circuit 34 and generates the first drive signal  $SG_{11}$  supplied to the main switching element 3. The second

20

25

30

output circuit 16 amplifies the second control signal S15 supplied from the idle period setting circuit 34 and generates a second drive signal SG12 supplied to the synchronous switching element 4.

5 As shown in Fig. 6, the idle period setting circuit 34 includes first and second delay circuits 35 and 36 and a synthesis circuit 37. The first delay circuit 35 delays the pulse signal S3 by a predetermined delay time  $td_1$  to generate the first control signal S14 having substantially 10 the same pulse width as that of the pulse signal S3 as shown in Fig. 7.

The second delay circuit 36 receives the first control signal S14 from the first delay circuit 35 and delays the first control signal S14 by a predetermined delay time  $td_2$  15 to generate a delayed signal S16 having substantially the same pulse width as that of the first control signal S14 (pulse signal S3) as shown in Fig. 7.

The synthesis circuit 37 receives the pulse signal S3 and the delayed signal S16 and logically synthesizes the 20 pulse signal S3 with the delayed signal S16 to generate the second control signal S15 such that the main switching element 3 and the synchronous switching element 4 are turned ON and OFF substantially complementarily and also such that these two switching elements 3 and 4 are not 25 turned ON simultaneously. The second control signal S15 has a larger pulse width than that of the first control signal S14.

In such a manner, the idle period setting circuit 34 generates the first control signal S14 having substantially 30 the same pulse width as that of the pulse signal S3. As shown in Fig. 9, therefore, an ON-duty ratio of the first control signal S14 with respect to a voltage of the error signal S1, which is supplied to the PWM comparison circuit

12, is substantially consistent with that of the ideal characteristics. It is thus possible to set the duty ratio of the first control signal S14 (that is, first drive signal SG11) in the vicinity of 100%, for example.

5 As shown in Fig. 8, the first delay circuit 35 of the idle period setting circuit 34 includes a plurality (m number) of serially connected inverter circuits 35a1 to 35am. The pulse signal S3, which is supplied to the first delay circuit 35, is delayed by the delay time  $td_1$  which is  
10 determined by m which indicates the number of the inverter circuits 35a1 to 35am. The second delay circuit 36 includes a plurality (n number) of serially connected inverter circuits 36a1 to 36an. The first control signal S14, which is supplied to the second delay circuit 36, is  
15 delayed by the delay time  $td_2$  which is determined by n which indicates the number of the inverter circuits 36a1 to 36an. The synthesis circuit 37 is a NOR circuit which performs a neither-nor operation on the pulse signal S3 and the delay signal S16 to generate the second control signal  
20 S15.

The idle period setting circuit 34 includes inverter circuits 41 to 44 which are provided so that a logical level of the pulse signal S3 may match that of the first and second control signals S14 and S15 in accordance with  
25 the circuit configurations of the first and second delay circuit 35 and 36 and the synthesis circuit 37. For example, if an even number of the inverters are included in the first delay circuit 35, a path, to which the pulse signal S3 is supplied and from which the first control  
30 signal S14 is output, is provided with an even number of the inverter circuits. Then, the inverter circuits are inserted in accordance with how the first and second delay circuits 35 and 36 are interconnected.

The DC/DC converter 31 according to the present embodiment has the following advantages.

(1) The idle period setting circuit 34 delays the pulse signal S3 supplied from the PWM comparison circuit 12 and generates the first control signal S14 which has substantially the same pulse width as that of the pulse signal S3. The main switching element 3 is turned ON and OFF by the first drive signal SG11 which has a pulse width that corresponds to an ideal duty ratio which is set in accordance with the output voltage Vo. As a result, the duty ratio of the first drive signal SG11 can be set to 100% to operate the DC/DC converter 31 on a low supply voltage, thus decreasing electric power consumption.

(2) The synthesis circuit 37 of the idle period setting circuit 34 logically synthesizes the pulse signal S3 and the delayed signal S16 of the first control signal S14 and generates the second control signal S15. The synchronous switching element 4 is securely maintained OFF while the main switching element 3 is ON. Therefore, the idle period is securely set.

It should be apparent to those skilled in the art that the present invention may be embodied in many other specific forms without departing from the spirit or scope of the invention. Particularly, it should be understood that the invention may be embodied in the following forms.

a) The idle period setting circuit 34 may be replaced by an idle period setting circuit 50 such as shown in Fig. 10. Fig. 11 shows various signal waveforms used in the idle period setting circuit 50.

The idle period setting circuit 50 includes first and second delay circuits 51 and 52, a synthesis circuit 53, and inverter circuits 54 to 58. The first delay circuit 51 is an integrating circuit which includes a resistor 61

connected between the inverters 55 and 56, and a capacitor 62 connected between a node, between the resistor 61 and the inverter 56, and the ground. The integrating circuit generates an output signal whose through rate corresponding to the rising and falling timings of an input signal is delayed by a time constant, which output signal in turn delays the rising and falling timings of an output signal of the next-stage inverter circuit 56. In such a manner, the inverter circuit 56 generates a first control signal S23 which is delayed with respect to the pulse signal S3 by the delay time  $td1$  and which has substantially the same pulse width as that of the pulse signal S3. The delay time  $td1$  is determined by a resistance value R2 of the resistor 61, a capacitance value C2 of the capacitor 62, and a threshold value  $Vth1$  of the inverter circuit 56 as follows:

$$td1 = C2 \times R2 \times \ln (Vth1)$$

The second delay circuit 52 is an integrating circuit which includes a resistor 63 connected between the inverters 57 and 58 and a capacitor 64 connected between a node that is between the resistor 63 and the inverter 58, and the ground. The integrating circuit generates an output signal whose through rate corresponding to the rising and falling timings of an input signal is delayed by a time constant, which output signal in turn delays the rising and falling timings of an output signal of the next-stage inverter circuit 58. In such a manner, the inverter circuit 58 generates a delayed signal S25 which is delayed with respect to a first control signal S23 by the delay time  $td2$  and which has substantially the same pulse width as that of the pulse signal S3. The delay time  $td2$  is determined by a resistance value R3 of the resistor 63, a capacitance value C3 of the capacitor 64, and a threshold value  $Vth2$  of the inverter circuit 56 as follows:

$$td2 = C3 \times R3 \times \ln (Vth2)$$

The synthesis circuit 53 is a NOR circuit which performs a neither-nor operation on the pulse signal S3 and the delayed signal S25 and generates the second control 5 signal S26. The first output circuit 15 receives the first control signal S23 and generates the first drive signal SG11, while the second output circuit 16 receives the second control signal 26 and generates the second drive signal SG12.

10 b) The inverter circuits 35a1 to 35am, 36a1 to 36an, 41 to 44, and 54 to 58 each may be replaced by an inverter circuit 71, 74, or 77 shown in Figs. 12A to 12C. The inverter circuit 71 of Fig. 12A includes a resistor 72 and an NPN transistor 73. The inverter circuit 74 of Fig. 12B 15 includes a current source 75 and an NPN transistor 76. If these inverter circuits 71 and 74 are applied to the inverter circuits 54 to 58 and the synthesis circuit 53 of the idle period setting circuit 50 of Fig. 10, the inverter circuits 54 to 58 and the synthesis circuit 53 can be 20 formed by the same process as that for the first and second delay circuits 51 and 52.

The inverter circuit 77 of Fig. 12C is a CMOS inverter circuit which is comprised of a P-channel MOS transistor 78 and an N-channel MOS transistor 79. If this inverter 25 circuit 77 is applied to the idle period setting circuits 34 and 50, power consumption can be reduced.

c) The switching elements 3 and 4 and the voltage dividing resistors 8 and 9 may be formed together with the control circuit 32 on a single semiconductor integrated 30 circuit substrate.

Therefore, the present examples and embodiments are to be considered as illustrative and not restrictive and the invention is not to be limited to the details given herein,

but may be modified within the scope and equivalence of the appended claims.